# NAME

PAPI\_presets - PAPI predefined named events

# **Synopsis**

#include <papi.h>

# **Description**

The PAPI library names a number of predefined, or preset events. This set is a collection of events typically found in many CPUs that provide performance counters. A PAPI preset event name is mapped onto one or more of the countable native events on each hardware platform. On any particular platform, the preset can either be directly available as a single counter, derived using a combination of counters or unavailable.

The PAPI preset events can be broken loosely into several categories, as shown in the table below: **PAPI Preset Event Definitions by Category:** 

### **Name Description**

### **Conditional Branching**

PAPI BR CN Conditional branch instructions

PAPI BR INS Branch instructions

PAPI\_BR\_MSP Conditional branch instructions mispredicted

PAPI\_BR\_NTK Conditional branch instructions not taken

PAPI\_BR\_PRC Conditional branch instructions correctly predicted

PAPI BR TKN Conditional branch instructions taken

PAPI\_BR\_UCN Unconditional branch instructions

PAPI\_BRU\_IDL Cycles branch units are idle

PAPI\_BTAC\_M Branch target address cache misses

## **Cache Requests:**

PAPI\_CA\_CLN Requests for exclusive access to clean cache line

PAPI CA INV Requests for cache line invalidation

PAPI\_CA\_ITV Requests for cache line intervention

PAPI\_CA\_SHR Requests for exclusive access to shared cache line

PAPI\_CA\_SNP Requests for a snoop

#### **Conditional Store:**

PAPI\_CSR\_FAL Failed store conditional instructions

PAPI\_CSR\_SUC Successful store conditional instructions

PAPI\_CSR\_TOT Total store conditional instructions

# **Floating Point Operations:**

PAPI\_FAD\_INS Floating point add instructions

PAPI\_FDV\_INS Floating point divide instructions

PAPI\_FMA\_INS FMA instructions completed

PAPI\_FML\_INS Floating point multiply instructions

PAPI\_FNV\_INS Floating point inverse instructions

PAPI\_FP\_INS Floating point instructions

PAPI\_FP\_OPS Floating point operations

PAPI\_FP\_STAL Cycles the FP unit

PAPI\_FPU\_IDL Cycles floating point units are idle

PAPI\_FSQ\_INS Floating point square root instructions

PAPI\_SP\_OPS Floating point operations executed; optimized to count scaled single precision vector operations

PAPI\_DP\_OPS Floating point operations executed; optimized to count scaled double precision vector operations

PAPI\_VEC\_SP Single precision vector/SIMD instructions

PAPI\_VEC\_DP Double precision vector/SIMD instructions

#### **Instruction Counting:**

PAPI\_FUL\_CCY Cycles with maximum instructions completed

PAPI\_FUL\_ICY Cycles with maximum instruction issue

PAPI FXU IDL Cycles integer units are idle

PAPI\_HW\_INT Hardware interrupts

PAPI\_INT\_INS Integer instructions

PAPI\_TOT\_CYC Total cycles

PAPI TOT IIS Instructions issued

PAPI\_TOT\_INS Instructions completed

PAPI\_VEC\_INS Vector/SIMD instructions

#### **Cache Access:**

PAPI\_L1\_DCA L1 data cache accesses

- PAPI\_L1\_DCH L1 data cache hits
- PAPI\_L1\_DCM L1 data cache misses
- PAPI L1 DCR L1 data cache reads
- PAPI\_L1\_DCW L1 data cache writes
- PAPI L1 ICA L1 instruction cache accesses
- PAPI\_L1\_ICH L1 instruction cache hits
- PAPI L1 ICM L1 instruction cache misses
- PAPI\_L1\_ICR L1 instruction cache reads
- PAPI L1 ICW L1 instruction cache writes
- PAPI\_L1\_LDM L1 load misses
- PAPI\_L1\_STM L1 store misses
- PAPI\_L1\_TCA L1 total cache accesses
- PAPI\_L1\_TCH L1 total cache hits
- PAPI\_L1\_TCM L1 total cache misses
- PAPI L1 TCR L1 total cache reads
- PAPI\_L1\_TCW L1 total cache writes
- PAPI\_L2\_DCA L2 data cache accesses
- PAPI L2 DCH L2 data cache hits
- PAPI\_L2\_DCM L2 data cache misses
- PAPI\_L2\_DCR L2 data cache reads
- PAPI\_L2\_DCW L2 data cache writes
- PAPI L2 ICA L2 instruction cache accesses
- PAPI\_L2\_ICH L2 instruction cache hits
- PAPI L2 ICM L2 instruction cache misses
- PAPI\_L2\_ICR L2 instruction cache reads
- PAPI L2 ICW L2 instruction cache writes
- PAPI L2 LDM L2 load misses
- PAPI\_L2\_STM L2 store misses
- PAPI\_L2\_TCA L2 total cache accesses
- PAPI\_L2\_TCH L2 total cache hits
- PAPI L2 TCM L2 total cache misses
- PAPI\_L2\_TCR L2 total cache reads
- PAPI L2 TCW L2 total cache writes
- PAPI\_L3\_DCA L3 data cache accesses
- PAPI\_L3\_DCH L3 Data Cache Hits
- PAPI L3 DCM L3 data cache misses

PAPI\_L3\_DCR L3 data cache reads

PAPI\_L3\_DCW L3 data cache writes

PAPI L3 ICA L3 instruction cache accesses

PAPI\_L3\_ICH L3 instruction cache hits

PAPI\_L3\_ICM L3 instruction cache misses

PAPI\_L3\_ICR L3 instruction cache reads

PAPI L3 ICW L3 instruction cache writes

PAPI\_L3\_LDM L3 load misses

PAPI L3 STM L3 store misses

PAPI\_L3\_TCA L3 total cache accesses

PAPI\_L3\_TCH L3 total cache hits

PAPI\_L3\_TCM L3 cache misses

PAPI\_L3\_TCR L3 total cache reads

PAPI\_L3\_TCW L3 total cache writes

#### **Data Access:**

PAPI\_LD\_INS Load instructions

PAPI\_LST\_INS Load/store instructions completed

PAPI LSU IDL Cycles load/store units are idle

PAPI\_MEM\_RCY Cycles Stalled Waiting for memory Reads

PAPI\_MEM\_SCY Cycles Stalled Waiting for memory accesses

PAPI\_MEM\_WCY Cycles Stalled Waiting for memory writes

PAPI\_PRF\_DM Data prefetch cache misses

PAPI\_RES\_STL Cycles stalled on any resource

PAPI\_SR\_INS Store instructions

PAPI\_STL\_CCY Cycles with no instructions completed

PAPI\_STL\_ICY Cycles with no instruction issue

PAPI SYC INS Synchronization instructions completed

# **TLB Operations:**

PAPI\_TLB\_DM Data translation lookaside buffer misses

PAPI\_TLB\_IM Instruction translation lookaside buffer misses

PAPI\_TLB\_SD Translation lookaside buffer shootdowns

PAPI\_TLB\_TL Total translation lookaside buffer misses